Lab_Formal_1

You have to check the design equivalence of the generated netlist post synthesis Verses RTL Verilog files using Formal Verification Techniques.

Steps: -

1. Copy Lab_Formal_1 folder from your computer into the virtual machine inside Labs directory
2. Open syn_script.tcl, add the following command under section "Formality Setup File"
   - set_svf ALU.svf
3. Run synthesis to generate the formality setup file "SVF File" using the following command
   - dc_shell -f syn_script.tcl | tee syn.log
4. Open fm_script.tcl and add the following commands: -
   1) formality setup command
      - set_synopsys_auto_setup true
      - set_svf design.svf"
   2) Load Reference Design
      - Load technology libraries in db format
      - Read RTL Files
      - Set Top Design
   3) Load Implementation Design
      - Load technology libraries in db format
      - Read netlist post synthesis
      - Set Top Design
   4) match
   5) verify
   6) generate reports
   7) Run the script in fm folder using the following command
      - fm_shell -f fm_script.tcl | tee fm.log
   8) Check that all the compare points are succeeded and there are no failing points